Programmer-Centric Conditions for Itanium Memory Consistency
نویسندگان
چکیده
We formulate a programmer-centric description of the memory consistency model provided by the Itanium architecture. This allows reasoning about programs at a non-operational level in the natural way, not obscured by the implementation details of the underlying architecture. However, our definition is not tight. We provide two very similar definitions and show that the specification of the Itanium memory model lies between the two. These two definitions are motivated by slightly different implementations of load-acquire instructions.
منابع مشابه
T D C C P-c M C M
A framework for modelling memory consistency is presented. The framework is used to specify the operation of a total-store-order write buffer multiprocessor machine. The framework is used again to specify a more abstract “programmer-centric” model that does not refer to the write-buffer architecture. Finally, we prove that the abstract model correctly captures the computations of the operationa...
متن کاملShared Memory Consistency Models: A Tutorial
Parallel systems that support the shared memory abstraction are becoming widely accepted in many areas of computing. Writing correct and efficient programs for such systems requires a formal specification of memory semantics, called a memory consistency model. The most intuitive model---sequential consistency---greatly restricts the use of many performance optimizations commonly used by uniproc...
متن کاملCapturing Register and Control Dependence in Memory Consistency Models with Applications to the Itanium Architecture
A complete framework for modelling memory consistency that includes register and control dependencies is presented. It allows us to determine whether or not a given computation could have arisen from a given program running on a given multiprocessor architecture. The framework is used to provide an exact description of the computations of (a subset of) the Itanium instruction set on an Itanium ...
متن کاملData Centric Cache Measurement Using Hardware and Software Instrumentation
Title of Dissertation: DATA CENTRIC CACHE MEASUREMENT USING HARDWARE AND SOFTWARE INSTRUMENTATION Bryan R. Buck, Ph.D., 2004 Dissertation Directed By: Professor Jeffrey K. Hollingsworth, Department of Computer Science The speed at which microprocessors can perform computations is increasing faster than the speed of access to main memory, making efficient use of memory caches ever more important...
متن کاملProgramming for Different Memory Consistency Models
The memory consistency model, or memory model, supported by a shared-memory multiprocessor directly affects its performance. The most commonly assumed memory model is sequential consistency (SC). While SC provides a simple model for the programmer, it imposes rigid constraints on the ordering of memory accesses and restricts the use of common hardware and compiler optimizations. To remedy the s...
متن کامل